Chapter 7 only (Chương 7 Thiết kế và tổng hợp bộ điều khiển dòng dữ liệu )

This first edtion book covers the key design problems of modeling, architectural tradeoffs, functional verification, timing analysis, test generation, fault simulation, design for testablility, logic synthesis, and post-synthesis verification. The author's focus is on developing, verifying, and synthesizing designs of digital circuits rather than on the Verilog language. Some of the topics covered in this book include Digital Design Methodology, Combinational Logic, Sequential Logic Design, Logic Design with Verilog, and Programmable Logic and Storage Devices. For professional engineers interested in learning Verilog by example, in the context of its use in the design flow of modern integrated circuits.
You would..
Share
Related Documents
  1. Software Development Life Cycles: Waterfall Model, V-Model (1391)
  2. Difference between V-Model and Agile (9201)
  3. Software Assurance Maturity Model (1702)
  4. 2010-10-26, ALM Expo 2010 @ Online (1125)
  5. Tai Lieu Cong Nghe Phan mem (Software Testing Models) (2053)
  6. Adaptive Infrastructure Maturity Model (472)
  7. [Free] Endeavour Application Lifecycle Management (1785)
  8. UML User case (1733)
  9. Read My Lips: No New Software Development Models (592)
  10. Automation Framework (2028)
  11. [Video] Software Defective Model (541)
  12. KẾT QUẢ KIỂM TRA HỆ THỐNG PHẦN MỀM (1533)
  13. UML 2.3 Tutorial (2012)
  14. Functional Model Review Template (1324)
  15. The Unified Process Model (UPM) (1172)
  16. Risk Assessment and Financial Impact Model (1169)
  17. What is a Software Development Model? (854)
  18. KJ/Affinity Diagram (1476)
  19. Faster, Easier and Cheaper Software Development: Is It Possible? (1105)
  20. Heuristic Test Strategy Model (1213)